



09/159,748.

C ofc

PTO/SB/21 (07-06)

Approved for use through 09/30/2006. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<b>TRANSMITTAL FORM</b>  (to be used for all correspondence after initial filing)	Application Number	Patent#: 7,149,663
	Filing Date	Issued: December 12, 2006
	First Named Inventor	Geoff Barrett
	Art Unit	2123
	Examiner Name	W. D. Thomson
Total Number of Pages in This Submission	Attorney Docket Number	S1022.80126US00

ENCLOSURES (Check all that apply)		
<input type="checkbox"/> Fee Transmittal Form  <input type="checkbox"/> Fee Attached  <input type="checkbox"/> Amendment/Reply  <input type="checkbox"/> After Final  <input type="checkbox"/> Affidavits/declaration(s)  <input type="checkbox"/> Extension of Time Request  <input checked="" type="checkbox"/> Request for Certificate of Correction  <input checked="" type="checkbox"/> Certificate of Correction  <input checked="" type="checkbox"/> Copy of Column 8 of U.S. Patent No. 7,149,663  <input checked="" type="checkbox"/> Copy of Page 5 of Amendment Filed November 9, 2005  <input type="checkbox"/> Reply to Missing Parts under 37 CFR 1.52 or 1.53	<input type="checkbox"/> Drawing(s)  <input type="checkbox"/> Licensing-related Papers  <input type="checkbox"/> Petition  <input type="checkbox"/> Petition to Convert to a Provisional Application  <input type="checkbox"/> Power of Attorney, Revocation Change of Correspondence Address  <input type="checkbox"/> Terminal Disclaimer  <input type="checkbox"/> Request for Refund  <input type="checkbox"/> CD, Number of CD(s) _____  <input type="checkbox"/> Landscape Table on CD	<input type="checkbox"/> After Allowance Communication to TC  <input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences  <input type="checkbox"/> Appeal Communication to TC (Appeal Notice, Brief, Reply Brief)  <input type="checkbox"/> Proprietary Information  <input type="checkbox"/> Status Letter  <input type="checkbox"/> Other Enclosure(s) (please Identify below):  Return Post Card
Remarks		<b>Certificate of Correction</b> DEC 29 2006

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT			
Firm Name	WOLF, GREENFIELD & SACKS, P.C.		
Signature			
Printed name	James H. Morris		
Date	December 21, 2006	Reg. No.	34,681

Certificate of Mailing Under 37 CFR 1.8(a)	
I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being deposited with the U.S. Postal Service on the date shown below with sufficient postage as First Class Mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.	
Dated: December 21, 2006	Signature:  Eileen M. MacKenzie

JAN - 3 2007

1124024.1

**TRANSMITTAL  
FORM**

(to be used for all correspondence after initial filing)

<b>TRANSMITTAL FORM</b>  (to be used for all correspondence after initial filing)	Application Number	Patent#: 7,149,663
	Filing Date	Issued: December 12, 2006
	First Named Inventor	Geoff Barrett
	Art Unit	2123
	Examiner Name	W. D. Thomson
Total Number of Pages in This Submission	Attorney Docket Number	S1022.80126US00

**ENCLOSURES (Check all that apply)**

<input type="checkbox"/> Fee Transmittal Form <input type="checkbox"/> Fee Attached <input type="checkbox"/> Amendment/Reply <input type="checkbox"/> After Final <input type="checkbox"/> Affidavits/declaration(s) <input type="checkbox"/> Extension of Time Request <input checked="" type="checkbox"/> Request for Certificate of Correction <input checked="" type="checkbox"/> Certificate of Correction <input checked="" type="checkbox"/> Copy of Column 8 of U.S. Patent No. 7,149,663 <input checked="" type="checkbox"/> Copy of Page 5 of Amendment Filed November 9, 2005 <input type="checkbox"/> Reply to Missing Parts under 37 CFR 1.52 or 1.53	<input type="checkbox"/> Drawing(s) <input type="checkbox"/> Licensing-related Papers <input type="checkbox"/> Petition <input type="checkbox"/> Petition to Convert to a Provisional Application <input type="checkbox"/> Power of Attorney, Revocation Change of Correspondence Address <input type="checkbox"/> Terminal Disclaimer <input type="checkbox"/> Request for Refund <input type="checkbox"/> CD, Number of CD(s) _____ <input type="checkbox"/> Landscape Table on CD	<input type="checkbox"/> After Allowance Communication to TC <input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences <input type="checkbox"/> Appeal Communication to TC (Appeal Notice, Brief, Reply Brief) <input type="checkbox"/> Proprietary Information <input type="checkbox"/> Status Letter <input type="checkbox"/> Other Enclosure(s) (please Identify below): Return Post Card
<b>Remarks</b>		

**SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT**

Firm Name	WOLF, GREENFIELD & SACKS, P.C.		
Signature			
Printed name	James H. Morris		
Date	December 21, 2006	Reg. No.	34,681

**Certificate of Mailing Under 37 CFR 1.8(a)**

I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being deposited with the U.S. Postal Service on the date shown below with sufficient postage as First Class Mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Dated: December 21, 2006

Signature:

(Helen M. MacKenzie)

JAN - 3 2007.



Docket No.: S1022.80126US00  
(PATENT)

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant: Geoff Barrett  
Serial No.: 09/159,748  
Filed: September 23, 1998  
For: METHOD AND APPARATUS FOR RESTRUCTURING A BINARY DECISION  
DIAGRAM

Patent No.: 7,149,663  
Issued December 12, 2006

Examiner: W. D. Thomson  
Art Unit: 2123

Confirmation No. 5513

**Certificate of Mailing Under 37 CFR 1.8(a)**

I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being deposited with the U.S. Postal Service on the date shown below with sufficient postage as First Class Mail, in an envelope addressed to: Attention: Certificate of Correction Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Dated: December 21, 2006

*Eileen M. MacKenzie*  
Eileen M. MacKenzie

**REQUEST FOR CERTIFICATE OF CORRECTION  
PURSUANT TO 37 CFR 1.322**

Attention: Certificate of Correction Branch  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

Upon reviewing the above-identified patent, Patentee noted a typographical error which should be corrected.

In the Claims:

In Claim 8, found in column 8, line 13, the word "in" has been omitted between "of the binary decision diagram" and "a representation of a".

The error, omission of the word "in", was not in the application as filed by Patentee. Further, the word "in" was not deleted by any amendment by either the Patentee or Examiner.

In support of the above request, Patentee submits a highlighted copy of page 5 of the amendment filed on November 9, 2005, showing claim 8 as pending, and column 8 of U.S. Patent No. 7,149,663, showing the omission.

Patentee respectfully submits that, since the error for which a Certificate of Correction is sought was the result of Patent Office mistake, no fee is due. However, if the Examiner deems a fee necessary, the fee may be charged to the account of the undersigned, Deposit Account No. 23/2825.

Transmitted herewith is a proposed Certificate of Correction effecting such amendment. Patentee respectfully solicits the granting of the requested Certificate of Correction.

Dated: December 21, 2006

Respectfully submitted,

By: 

James H. Morris  
Registration No.: 34,681  
WOLF, GREENFIELD & SACKS, P.C.  
Federal Reserve Plaza  
600 Atlantic Avenue  
Boston, Massachusetts 02210-2206  
(617) 646-8000

JAN - 3 2007.

7

6. An apparatus for restructuring a binary decision diagram representative of a hardware system, comprising:  
 storage circuitry for storing bits representative of a set of functions as a binary decision diagram corresponding to the hardware system, the binary decision diagram having a plurality of nodes, the nodes being labeled with variables to provide labels for the nodes; and  
 a processor adapted to detect a number of nodes of the binary decision diagram, and in response to the detection, arranging the variables of the binary decision diagram in a representation of a graph having a top, nodes and leaves, to generate labels for the nodes and leaves, the nodes being labeled with the variables of the binary decision diagram and the leaves being labeled with a set of functions, the set of functions labeling the leaves reachable from one of the nodes corresponding to the set of functions which depend on the variables labeling the one of the nodes, traversing the representation of the graph from the top down, to produce a list of the labels in a selected order, and sifting the variables of the binary decision diagram based on the selected order, wherein the sifted variables are written by the processors to the storage circuitry.
7. A method for proving the properties of a hardware system, the hardware system comprising a plurality of internal signals, wherein a plurality of functions determine variables of the internal signals, the method comprising acts of:  
 representing the hardware system as a binary decision diagram having a plurality of nodes, the nodes being labeled with variables to provide labels for the nodes; substituting the functions which determine the variables of the internal signals;  
 arranging the variables of the binary decision diagram in a representation of a graph having a top, nodes and leaves, the nodes being labeled with the variables of the system and the leaves being labeled with a set of functions to generate labels for the nodes and leaves, whereby the set of functions labeling the leaves reachable from one of the nodes corresponds to the set of functions which depend on the variables labeling the one of the nodes;  
 traversing the representation of the graph from the top down to produce a list of the labels in a selected order; and  
 sifting the variables of the binary decision diagram based on the selected order.
8. An apparatus for proving properties of a hardware system, the hardware system comprising a plurality of

8

internal signals, wherein a plurality of functions determine values of the internal signals, the apparatus comprising:

- first storage circuitry for storing bits representative of a set of functions which represent the hardware system as a binary decision diagram having a plurality of nodes, the nodes being labeled with variables to provide labels for the nodes;  
 a processor that substitutes the functions which determine the values of the internal signals into the set of functions representing the system and detects an increase in a number of the nodes of the binary decision diagram, and in response to the detection, arranges the variables of the binary decision diagram in a representation of a graph having a top, nodes and leaves, the nodes being labeled with the set of functions to generate labels for the nodes and leaves, whereby the set of functions labeling the leaves reachable from one of the nodes corresponds to the set of functions which depend on the variables labeling the one of the nodes, traverses the labels in a selected order and sifts the variables of the binary decision diagram based on the selected order; and  
 second storage circuitry, wherein the sifted variables of the binary decision diagram are written by the processor to the second storage circuitry.
9. The apparatus of claim 8, wherein the number is a threshold derived from an original number of nodes.
10. Apparatus as claimed in claim 8, wherein the number is a number of nodes which branch on a predetermined variable.
11. The apparatus of claim 8, wherein the number is an absolute number.
12. The method of claim 1, wherein one or more of the acts of arranging, traversing and using are implemented using a computer.
13. The method of claim 12, wherein the acts of arranging, traversing and using are implemented using a computer.
14. The method of claim 3, wherein one or more of the acts of arranging, traversing, sifting and restructuring are implemented using a computer.
15. The method of claim 14, wherein the acts of arranging, traversing, sifting and restructuring are implemented using a computer.
16. The method of claim 7, wherein one or more of the acts of arranging, traversing and sifting are implemented using a computer.
17. The method of claim 16, wherein the acts of arranging, traversing and sifting are implemented using a computer.

\* \* \* \* \*

JAN - 3 2007

traversing the representation of the graph from the top down to produce a list of the labels in a selected order; and

sifting the variables of the binary decision diagram based on the selected order.

8. (Previously Presented) An apparatus for proving properties of a hardware system, the hardware system comprising a plurality of internal signals, wherein a plurality of functions determine values of the internal signals, the apparatus comprising:

first storage circuitry for storing bits representative of a set of functions which represent the hardware system as a binary decision diagram having a plurality of nodes, the nodes being labeled with variables to provide labels for the nodes;

a processor that substitutes the functions which determine the values of the internal signals into the set of functions representing the system and detects an increase in a number of the nodes of the binary decision diagram, and in response to the detection, arranges the variables of the binary decision diagram in a representation of a graph having a top, nodes and leaves, the nodes being labeled with a the set of functions to generate labels for the nodes and leaves, whereby the set of functions labeling the leaves reachable from one of the nodes corresponds to the set of functions which depend on the variables labeling the one of the nodes, traverses the labels in a selected order and sifts the variables of the binary decision diagram based on the selected order; and

second storage circuitry, wherein the sifted variables of the binary decision diagram are written by the processor to the second storage circuitry.

9. (Previously Amended) The apparatus of claim 8, wherein the number is a threshold derived from an original number of nodes.

10. (Previously Amended) Apparatus as claimed in claim 8, wherein the number is a number of nodes which branch on a predetermined variable.

11. (Previously Amended) The apparatus of claim 8, wherein the number is an absolute number.

**UNITED STATES PATENT AND TRADEMARK OFFICE  
CERTIFICATE OF CORRECTION**

Page 1 of 1

PATENT NO. : 7,149,663  
APPLICATION NO. : 09/159,748  
ISSUE DATE : December 12, 2006  
INVENTOR(S) : Geoff Barrett

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Claim 8, column 8, line 13 should read:  
--of the binary decision diagram in a representation of a--

MAILING ADDRESS OF SENDER (Please do not use customer number below):

James H. Morris  
WOLF, GREENFIELD & SACKS, P.C.  
Federal Reserve Plaza  
600 Atlantic Avenue  
Boston, Massachusetts 02210-2206

**JAN - 3 2007**

**UNITED STATES PATENT AND TRADEMARK OFFICE  
CERTIFICATE OF CORRECTION**Page 1 of 1

PATENT NO. : 7,149,663  
APPLICATION NO. : 09/159,748  
ISSUE DATE : December 12, 2006  
INVENTOR(S) : Geoff Barrett

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Claim 8, column 8, line 13 should read:  
--of the binary decision diagram in a representation of a--

MAILING ADDRESS OF SENDER (Please do not use customer number below):

James H. Morris  
WOLF, GREENFIELD & SACKS, P.C.  
Federal Reserve Plaza  
600 Atlantic Avenue  
Boston, Massachusetts 02210-2206

**JAN - 3 2007.**